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ABSTRACT
MMIC MIXERS
Mehmet Özgür
M.S. in Electrical and Electronics Engineering 
Supervisor: Prof. Dr. Abdullah Atalar 
September 1996
New ways of achieving broadband, low-cost, reliable mixers are investigated. 
Resistive MESFET mixer topology is the main focus of this work. Despite the 
accurate modeling difficulties of resistive mode operation, promising results 
are obtained. Three resistive MESFET mixers and one double balanced mixer 
with a diode quad are designed in the frequency range of 10GHz-20GHz. A 
new passive balım which can be fabricated using a standard MMIC process is 
proposed. The all-passive floating FET mixer and its improved version, both of 
which include the new balun, demonstrate good port isolation and conversion 
gains at low local oscillator power levels, in very small area. Additionally, 
a new single balanced mixer topology employing resistive mode MESFETs is 
presented.
The chips are designed using Microwave Harmonica, layouts are generated 
using CADENCE microwave design enviroment and the chips are fabricated 
by CEC-Marconi’s 0.5 fim GaAs (F20) process.
Keywords : MMIC, mixer, balun.
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ÖZET
MONOLITİK MİKRODALGA TÜMLEŞİK 
KARIŞTIRICILAR
Mehmet Özgür
Elektrik ve Elektronik Mühendisliği Bölümü Yüksek Lisans 
Tez Yöneticisi: Prof. Dr. Abdullah Atalar 
Eylül 1996
Geniş bandlı, düşük maliyetli, güvenilir karıştırıcı tasarım yöntemleri üzerinde 
çalışıldı. Özellikle direnç modunda çalışan MESFET ile kurulan karıştırıcı 
ta.scinrnında yoğunlaşıldı. Bu modda çalian MESFET’lerin modellenmesin- 
deki sorunlara rağmen ümit verici sonuçlar elde edildi. Bu yöntemle çalışan 
üç, diyot-dörtlüsü ile kurulan bir tane çift-dengeli karıştırıcı olmak üzere dört 
yonga tasarımı yapıldı. Standart üretim methodları ile üretilebilecek yeni bir 
bakın önerildi. Bu yeni balunun da kullanıldığı tamamen edilgen ve onun 
gelişmiş sürümünde iyi giriş-çıkış yalıtımı ve yerel osilatörün düşük güç se­
viyelerinde bile iyi çevrim kazancı, küçük yonga alanlarında elde edilmiştir. 
Ayrıca kontrollü direnç gibi çalışan MESFET’lerin kullanıldığı yeni bir tek- 
dengeli karıştırıcı tasarımı da sunulmaktadır.
Yongaların simulasyonları Microwave Harmonica, yerleşim planları CA­
DENCE mikrodalga tasarım ortamı kullanılarak yapıldı. Üretimleri ise GEC- 
Marconi şirketi tarafından 0.5 ;im GaAs (F20) teknolojisi ile gerçleştirilmiştir.
Anahtar Kelimeler 
karıştırıcı, bakın.
Aynı tabana oturtulmuş mikrodalga tümleşik devreleri.
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Chapter 1
INTR O D U C TIO N
For many years the key element in receiving systems has been the crystal de­
tector or diode mixer. At the beginning of the 20th century, detectors were 
crude, consisting of a semiconductor crystal contacted by a fine wire (whisker) 
which had to be adjusted periodically so that the detector would keep func­
tioning. The real advance in performance come with the invention by Edwin 
Armstrong of the super regenerative receiver. Armstrong was also the first 
to use a vacuum tube as a frequency converter (mixer) to shift the frequency 
of the incoming signal to an intermediate frequency (IF), where it could be 
amplified with good selectivity and low noise, and later detected. The super­
heterodyne receiver which is the major advance in receiver architecture to date 
is still employed in virtually every receiving system.
The development of microwave mixers was fostered during World War II 
with the development of radar [1]. Conversion losses achievable in the low 
microwave range dropped from around 20dB in 1940 to lOdB in 1945. By 
early 1950s, mixers with conversion losses around 6dB were being produced 
regularly. Today the theory of mixers is well established, and image-enhanced 
mixers are regularly produced with conversion losses below 4dB at frequencies 
around 50 GHz [2].
In the ideal case, in the mixer model illustrated in Fig. 1.1, the signal at the
node X is given as
M(t)cos{u!st)cos{(jJpt) = -  ^'p)i + ^co.s(u!, +Up)t) (l.l)
then utilizing a high- or low-pass filter the specific frequency compo­
nent can be chosen.(sum-frequency:up-conversion. dilFerence-frequencyrdown- 
conversion). Here the RF (radio freciuency) signal has a carrier frequency u;, 
with modulation M{t), and the local oscillator signal (LO or pump) applied 
has a pure sinusoidal frequency of Up.
The mixer which can consist of any device capable of exhibiting nonlinear 
performance, is essentially a multiplier. In microwave range diodes and FETs 
are two popular nonlinear devices. Properly designed active FET MMIC mixers 
offer distinct advantages over their passive counterparts. This is especially true 
for dual-face FET mixers; since the additional port allows for some inherent 
LO-RF isolation. The possibility of conversion gain rather than loss is also an 
advantage. But the cost of designing active FET mixers is the complexity of 
using nonlinear analysis tools. But above 100 GHz the diode remains the only 
device that can be used for frequency conversion applications. Unfortunately, 
no physical nonlinear device is a perfect multiplier. Thus they contribute noise 
and produce a vast number of spurious frequency components. For example, 
the voltage-current relationship for a diode can be described as an infinite- 
power series,
I  = 0,0 CL\V -f -f- -\-... (1.2)
where V is the sum of both input signals and /  is the total signal current. The 
frequency components of the current I  are
= rnujj -h nixlp m = 0, i l ,  ±2,.. n = 0, i l ,  i 2 , .. (1.3)
For a good design the amplitude of the desired frequency component should be 
significantly higher than the other frequency components. In Fig.1.2 a typical 
output spectrum of an mixer from the IF port is given.
M(t)COSCOst
F’igure 1.1: Ideal multiplier mixer model
Input Signal 
Spectrum
LO
RF
Output Signal 
Spectrum
IF
LO
RF
±
i%=0)s-“p 2oj,
Figure 1.2: Frequency component generated in a mixer
C h ap ter  2
PRELIM INARIES
As a reference to the following chapters, a brief introduction of mixer concept is 
given here along with some mixer topologies. More detailed theoretical issues 
can be found in the cited references. Since in the balanced mixer topologies 
the importance of baluns can not be neglected, for the sake of completeness, a 
discussion on baluns is included in this chapter. (Baiuns perform the function 
of transforming an unbalanced line like microstrip to a balanced line with equal 
amplitude and 180° out of phase outputs.)
2.1 M IXER
The important mixer design parameters can be summarized as follows
• RF, LO and IF Bandwidths
• The conversion loss
• The return losses from the ports
• LO-RF, LO-IF, RF-IF Isolations
Single-Ended Single-Balanced Double-balanced
Conversion Gain High Moderate Low
Spurious Performance None Moderate High
Fiandwidth Narrow Wide Wide
Pump Power Low Moderate High
Isolation None Moderate High
Dynamic range Low Moderate High
Cost (area) Low Moderate High
Table 2.1: Mixer Topology Performance Consideration
• The LO pump power
• The area of realization in a given technology
• The DC power consumption, if any active parts included
• Third-order two-tone modulation and 1-dB compression point
• The noise performance
Detailed information about these parameters can be found in [1-5]. Regardless 
of the nonlinear or switching element employed, mixers can be divided into 
three classes: (l)Single-ended, (2)Single-balanced, (3)D ouble-balanced 
(Fig. 2.1). A general performance comparison for these mixer topologies is 
shown in Table 2.1. It should be noted that these performance traits are quite 
general and are highly dependent on balun design and operating frequency
[1]. The performance of the single- and double-balanced topologies are mainly 
determined by (center-tapped) transformers in Fig. 2.1b,c. Because of this 
crucial importance baluns are presented in next section.
Works on MESFET mixers have been reported by many researches, in 
general there are three types of single-gate FET mixer configurations: •
• T he gate m ixer: Both the RF and the LO signals are applied to the 
gate of the device (Fig. 2.2a). The MESFET is gate biased near pinch-off. 
This results in efficient mixing since, at this bias condition, the FET’s 
transconductance is very sensitive to the modulation of the externally 
applied LO signal [6].
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(a)
RFc
O IF Rpo-
-T
(b)
LO
(c )
Figure 2.1: Common mixer topologies (a)Single-ended (b)Single-balanced 
( c) Double- balanced
• The drain  m ixer: The RF signal is applied to the gate, and the LO 
signal is applied to the drain of a FET (Fig. 2.2b). The device is drain- 
biased near the knee voltage and is gate-biased to OV or a small negative 
voltage. At this bias condition, both the FET’s output resistance Ro and 
the transconductance Gm are very nonlinear, and the voltage amplifica­
tion factor u = GmRo is rnodulated by the LO signal applied to the drain
[7]·
• The resistive m ixer: In this case, the unbiased channel of the device 
is used as a time-varying resistor whose resistance is modulated by the 
LO signal applied at the gate. The MESFET resistive mixer is capable 
of very low intermodulation owing to the weak nonlinearity of the FET’s 
channel resistance.
IF
Q
IF
p
LO (
RF
R F^
LO
(a) (b)
Figure 2.2: Single-gate a)gate mixer b)drain mi.xer configurations
IF
Q
LO<
RF'
IF
Q
RF
LO
(a) (b)
Figure 2.3: Dual-gate a)gate mixer b)drain mixer configurations
There are a variety of interesting mixer topologies in widespread use that per­
form vital system functions which cannot be simply classified as balanced mix­
ers.
• Im age rejection m ixer (single-sideband mixer): Often, it is not prac­
tical to filter out the image because the IF frequency is low, and the 
image {iim—‘i^LO-^RF for fnF >fi,o) is therefore too close to the RF and 
LO frequencies, because the LO must be broadly tunable, or because the 
RF and image bands overlap. A solution to this problem is the image 
rejection mixer. The classic image-rejection mixer shown in Fig. 2.4 con­
sists of two mixers with at least one signal applied in quadrature while 
the other signal is either combined at the IF output or applied to the IF 
input in quadrature [8]. •
• Self-oscillating mixer: It has been shown that the MESFET can be 
used in a self-oscillating mixer circuit where a single device both produces 
the LO power and mixes the LO with the RF signal. In designing such
Figure 2.4: Image-rejection mixer topology
Vd
Figure 2.5: Self-oscillating mixer
mixers, care must be taken to prevent the LO signal from being injection- 
locked to the RF signal [2],[9],[10] (Fig. 2.5).
• Subharm onically  pum ped  m ixer: For many applications, it is ex­
pensive, inconvenient, or even impossible to generate a fundamental- 
frequency LO. In these cases, it may be wise to use a mixer that is 
pumped at half the LO frequency, and to mix the applied RF signal 
with the second harmonic of the junction conductance waveform. For 
the configuration shown in Fig.2.6 if the diodes are identical, it has no 
fundamental mixing response [2]. •
• D istrib u ted  m ixer: There are various distributed mixer configurations 
reported in the literature [11],[5]. Titus et al. designed a broadband FET 
image-rejection mixer by using a distributed arrangement of dual-gate 
FETs [12]. As shown in Fig.2.7a, the RF and IF lines form a traveling
Figure 2.6: Simple subharmonicaJly pumped mi.xer
wave structure while the LO is fed in phase through a four-way power 
divider. This mixer is operates under the principle of phase cancelation.
Titus at al. also designed a single-ended mixer using a distributed topol­
ogy [13]. In this case, the local power is injected into the FETs with the 
same phase delay as the RF signal by using the traveling wave configu­
ration (Fig.2.8). As a result, IF signals from from all the FETs will have 
the constant phase and combined at the output port using a matching 
circuit.
Robertson et al. reported a matrix distributed mixer and a new topology 
derived from the concepts of transversal filtering and distributed mixing 
[11].
10
LOo -1
Figure 2.7: Circuit schematic of a)distribute<l dual-gate FET mixer with image 
rejection operation b)Matrix distributed mixer
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2.2 B A L U N
Tlie de.velopmerit of printed microwave baluns dates from 1969, when S.B.Chon 
[l-l] suggested the first microstrip-slot transition. Various microstrip-slot tran­
sitions have subsequently been reported [15]. following the development of 
double-sided VIIC technology, based on microstrip and slot lines. In fact these 
well-known microstrip-slot transitions represented only one of the possible real­
izations of Marchand baluns, although for a long time, they have been designed 
without the use of the theory of classical baluns [16]. During the last decade, 
the development of MMIC technology has produced an increasing interest on 
balım structures.
Baluns are required in key microwave components such as balanced mixers, 
push-pull amplifiers, multipliers and phase shifters. The need for broadband, 
low cost, monolithic baluns is increasing as MMIC technology advances.
The important design parameters for a balun can be listed as follows
• The amplitude balance
• The phase balance
• The insertion gain or loss
• The area of realization in a given technology
• The DC power consumption
• The power handling capability
• The noise performance
• The spurious signal performance
The minimization of cost and maximization of operation band are the main 
forces behind the developing new balun topologies in the last decade.
As given in Table 2.2, the balun topologies can be clcissilied into two main 
groups; namely. Active and Passive Baluns.
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Active Baiuns Passive Baiuns
CGCS Marchand
Dist. Gline Ter. Planar Transformer
Broadside Coupled
Wilkinson Divider
Interdigital Coupler
Table 2.2: Basic Baiun topologies
2.2.1 A ctive M M IC Baiuns
Common-Gate/Common-Source (CGCS) Approach
The common-source FET provides 180° phase shift between gate and drain 
[17]. The common-gate devices gives 0° phase shift between input and output.
Figure 2.9 shows a schematic of the distributed active balun [1]. The center 
tapped version of this structure exhibits gains between -4dB and OdB in the 
freciuency range of 2-18 GHz, and phase unbalance of 15° . By optimizing the
13
V'boa
I---o OUT I
OUT2
Figure 2.10: Schematic of Tsai’s active balun
structure it is possible to obtain bandwidth of 1-25 GHz. There is no data 
available about the DC power consumption in [1].
Tsai et al. [17] used the CGCS structure illustrated in Fig. 2.10. In this 
structure there is no center tap which limits its usage, the four different power 
source requirement buries its small area advantage into a deep shadow. It 
e.xhibits gains in the range of -3dB to 4dB and phase unbalance of 10" in the 
5-18 GHz band. No data available about the DC power consumption.
Dmin
Output
Figure 2.11: Schematic of Robertson’s distributed active balun
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Although good performance has been achieved with CGCS structure, these 
techniques again have a bandwidth limitations because the common-gate F’ETs 
cause very high attenuation on the input line [18].
Distributed Amplifier Gate-Line Termination Approach
Recently Baree and Robertson [18] proposed a new active balun approach. 
Figure 2.11 shows the circuit diagram of this new technique. The basis of this 
technique is a distributed amplifier in which the gate line termination is used as 
an output port. The transistor gate widths are chosen so that the signal from 
the normal amplifiers equal in amplitude to the signal from the gate output. 
They obtained from a two-section balun, 10° of maximum phase unbalance with 
OdB-to-lOdB insertion loss in the 0.5-20 GHZ band. The obvious disadvantage 
is that the insertion gain is always negative.
2.2.2 Passive M M IC Baiuns
The active baluns do not only consume DC power but suffer from high noise 
figure, high spurious responses, low power handling capability, and low 3rd 
order intermodulation intercept point. Therefore broadband monolithic pas­
sive baluns are indispensable elements in realizing high performance low risk 
MMICs [19].
Marchand Baluns
The Marchand baluns were introduced by Marchand [16]. An exact synthesis of 
Marchand balun having Chebyshev passband response is presented by Cloete 
[20]. Equivalent circuits of 2nd-to-4th order Marchand baluns are shown in 
Fig. 2.12
The disadvantage of the approach introduced by Cloete is that the design 
relations are not given in closed from, which makes them inconvenient for
15
(c) (d)
F’igure 2.12: Equivalent circuit of Marchand baluns: (a)2nd order (b-c)3rd 
order (d) 4th order
incorporation into CAD packages. The simple expressions for the design of 4th 
order Marchand balun can be found in [21].
.Among the passive balun structures Marchand topologies have gained very 
important position. There have been many types applied in different technolo­
gies. Some of them briefly explained below: •
• M ultilayer The bandwidth of the baluns (Fig. 2.12) are primarily 
limited by the highest achievable impedance ratio between the short- 
circuited and open-circuited lines.
Chen et al. [19] using a three layer conductor structure realized a 3rd 
order multilayer Marchand balun. The line impedances are 230,630 and 
670, open-circuited, unbalanced, and short-circuited line respectively. 
The total area is 2.9xl.5mm^. The amplitude and phase balances are 
good between 2-16 GHz.
Another multilayer structure is designed by Tsai [22] which is shown in
16
Coupled Lines A
F'igure 2.13: Schematic of Tsai’s Multilayer Marchand Baiun
Fig.2.13. The simulated results are impressive for 2.512 input 5012 out­
put impedances. They used 6mil GaAs substrate with a 1.8 fim silicon- 
nitride. In 4-24 GHz frequency band the return loss, and amplitude and 
phase balances are good.
• Coplanar Wave Guide/Slot line
Chen et al. [19] designed and implemented a uniplanar CPW/slot line 
Marchand balun which utilizes CPWs as unbalanced and open-circuited 
lines and slot lines as balanced and short-circuited lines(Fig. 2.12). The 
slot-line to CPW transitions are provided for the balanced lines so that 
the balun can be on-wafer tested. The chip size is 5x4.8mm^. The 
amplitude and phase unbalance are less then 1.5dB and 15° respectively, 
over 2-16 GHz frequency band.
.Jokonovic [21] and Eisenberg et al.[2.3] also used similar realizations.
• Edge-Coupled CPLs
Compatibility with the current MMIC manufacturing technology forces 
researches to implement the Marchand idea in diflferent ways. Brinlee 
et al. [24] made use of edge-coupling between closely placed microstrip 
lines. In this approach the phase velocity difference between the even and
17
odd modes should be compensated in order to increase the bandwidth of 
operation. They adopted the capacitive compensation technique intro­
duced by Bahl [25]. This realization is the only one that does not require 
additional processes, hence it should be classified apart from the previous
wavs.
Planar Transformer Baiun
The transformer balun consists of two oppositely wrapped twin-coil transform­
ers connected in series. One of the two outer nodes in the primary coils and the 
inner common node in the secondary coils are grounded. Chen at al. designed 
and implemented a balun of this type in [19] with an area of 1.4xl.lmm^ 
and 25rnil thick substrate. The amplitude and phase unbalances between the 
two balanced ports are less than l.odB and 10'’, respectively, over the 1.5 to 
6.5 GHz and 13 to 24 GHz freciuency bands.
Broadside-Coupled Balun
The broadside-coupled (BCL) balun is a monolithic version of the hybrid 
double-sided microstrip/strip-line balun. BCL structure has a large even-mode 
impedance which is essential for good balun performance, but the bandwidth 
of BCL realization is narrow compared to the other realization [19]. Especially 
the phase unbalance is disappointingly bad.
Wilkinson Divider
Rogers et all. [26] designed and implemented a balun which consists of a 3- 
section Wilkinson divider that provides two well-balanced equal amplitude in- 
phase signals with a good input/output match and isolation between output 
ports over a 3:1 bandwidth. Each of these signals is then phase shifted by 
-1-90'’ and -90° (using Lange couplers) respectively resulting in ISO'’ differential 
phase, equal amplitude outputs. The circuit schematic of the balun is shown 
in Fig. 2.14. the balun fabricated on 10 mil alumina measures an amplitude
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Figure 2.14: Schematic of Rogers’ baluii realization
unbalance of 1 .2 dB, average phase unbalance of T  from 6  to 2 0  GHz. The 
obvious disadvantage of this approach is the large size of the chip.
The highpass balun designed by Minnis et al. [27] is very similar to the 
above structure. (Instead of third order Wilkinson divider he used first order.) 
But iVIinnis starts its synthesis from a highpass S plane prototype of degree 
3 to arrive this result. The inverting coupler is 4-finger interdigital structure, 
whereas the noninverting one is a edge-coupled line coupler. Its overall size 
0 .7 x 2 rnm^ and ±.ldB  and are the amplitude and phase unbalances from 6 
to 18 GHz, respectively.
The bandpass balun of Minnis is complicated enough to include 6  vias, 
hence its area is larger than expected 0.7xl.5mm^. From 6 . 5  to 13.5 GHz 
frequency range IdB and 8 ° amplitude and phase unbalances are obtained.
Interdigital Coupler
Tsai [28] implemented the Marchand-balun-idea using interdigital couplers. 
Although he folded the couplers in order to minimize the area, the length of 
the coupler is 1660 //m. The insertion loss of the balun is better than 2 dB, IdB 
and 5 ° of maximum amplitude and phase unbalance over 7 to 19 GHz. With
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Coupler A
l x 2 iniii^ chip area, its cost-effectiveness remains as a real problem.
20
Chapter 3
A Novel Compensated Baiun
There are many passive structures that can be used in realization of a balun, 
here coupled transmission lines and capacitances are prefered since these two 
can be easily manufactured using GEC-F2 0  process. But there may be a planar 
passive structure that can do the same job with better responses.
It was shown by Sellberg [29],Helszajn [30] and many others [31],[32] that 
using coupled parallel microstrip transmission lines (CPLs App. D), one can ob­
tain 90'^  of phase shift between certain input-output port combinations. There­
fore it is expected to obtain 180° phase-shift between certain ports under suit­
able port terminations. That is the starting point for this design.
In Fig.3.1 a general compensated CPL network is illustrated. Treating the 
problem in this configuration is so computationally intensive that it is very 
easy to miss the practical issues and the insight lying under cover. Instead 
the design is considered as consisting of two parts, as shown in Fig.3.2 Z,ns >s 
the input impedance of the stage B at frequency of interest. All the external 
impedances, the width (in), the spacing (s) and the length of the CPLs (0) 
are the design parameters. The port 1 is the input port and the ports 2  and 
3  are the output ports at which the voltages are opposite in sign but equal in 
magnitude.
2 1
Figure 3.1: The proposed novel balun topology
Stage A ZFF-Zpi//ZinB
•2 I2 pL
Z2 W,s,^ -F2
(b)
Figure 3.2: (a) Stage A (b) Stage B
2 2
Figure 3.3: The voltage and current direction assumptions of the two-port
In this work, the two stages do not both yield 90° phase shift, instead the 
first stage (Stage A in Fig.3 .2 a) is used as just like buffer whereas the second 
one is merely a 180° phase-shifter.
Since decreasing the width and the spacing between the microstrip lines 
increases the coupling and the minimum line width allowed in GEC-F2 0  process 
is lO i^m for third metal layer M3 and 4/im for second layer M2  it is determined 
to concentrate on only 5/im width and line-spacing case. This fixing removes 
two design parameters from consideration for both stages (iCi = W2 = Si = 
S2 = 5/im). The odd impedance Zo and the even impedance Zg becomes 194..5fl 
and 480 respectively. Therefore A ^  1 2 1  and B  ss 73 in the equation 7.L5 in 
App.D.
3.1 Derivations of R elations
The design of the stage B is considered first. A similar topology was considered 
by Sellberg [29], but his results cannot be used here since he assumed the same 
impedances at ports 2 " and 3”.
The derivations given here are based on two-port structures. Using two-port 
passive structures certain functions can be realized. For us two fundamental 
functions are examined below:
Case 1: First let us drive the impedance relation for a two-port which 
delays the input signal 180°, and attenuates 3dB (Fig. 3.3).
a .  = \ \ v w \ i  =  \ \ v w \ - , (3.1)
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Here \ V\ and |/ | represent the amplitudes of the signals. Since 3dB attenuation 
means that Pin is equal to 2 Pout-
IV'l.lfl.
\ v W h
= 9 (3.2)
Then using the phase shift requirement we can write the following relations 
for the voltages and currents of the two-port.
The impedance matrix relation for the two port is given cis follows
(3.3)
’ K ' Zii Z 12 / 1
. 2^ . . Z2, Z22 _ . ^2 .
(3.4)
Then using equations 3.3 and 3.4
1^ Z\\I\ + Z 1 2I2 \ / 2 Zii -h Z 12 = - V 2 (3.5)
V2 Z2 1 / 1  + Z22^2 V 2 Z21 + Z22
Finally the following relation is obtained for the two-port with mentioned func­
tion;
\/2Zii -t- Z12 + .2^21 + v/2^22 = 0 (3.6)
Case 2: In this case the impedance relation of a two port which attenuates 
the input signal 3dB but does not introduce any phase shift between input 
and output ports will be derived. The power relations given in Eqn. 3.1 and 
Eqn 3 . 2  are valid in this case too. But in order not have any phase shift the 
port voltage and current relations read as
(3.7)
Then, again using the impedance matrix relation in Eqn 3.4 and Eqn 3.7, we 
can write T/ V T I 7  r ./ov  I 7
= v/2 (3.8)Vi .^1 1 / 1  + Z 12I2 —\/^Zii -|- Z 12
V2 ^ 21^ 1 -b Z22h  —\J2 Z2\ + Z22 
Finally the following relation is obtained for the two-port without phase delay:
\/2Z\\ — Z \2 — Z2\ — \P iZ 22 — 0 (3.9)
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3.1.1 sta g e  B
Since all the elements used in the design (Fig.3.2b) are reciprocal, the resulting 
impedance matrix becomes symmetric (ie Z \2 — Z-n). The initial configuration 
is further simplified by removing Zp2 , that is the port 2  is grounded. Z3 , Zf’3 
and the length of CPL {9b ) are the parameters to be determined to obtain 
ISO'^  phase-shift between ports l ” and 3.
With the reference direction assumptions illustrated in Fig.3 .2 b, to have 
180'^  phase-shift between ports l" and 3, Eqn 3.6 must be satisfied at the 
frequency of interest. ( Note that the stage B is treated as a two-port structure; 
Port 1 » is the input and port 3 is the output port) In order to use the relation 
in Ec[ii 3.6, first the two-port impedance matrix should be evaluated for the 
stage B. We have the 4-port impedance relation for the CPL section
■ Pi" ■
P2"
P3"
. P4" .
7 7 7 7■¿'ll ■ 1^2 -^ 13 ■^41
.7 " y" r/' ry"
■¿'21 •¿'ll ■¿'41 ■'^ 31
7 7 7 73^1 ^\\ 1^4
7 7 7 74^1 4^2 3^1 1^1
r"3^
a"4^
(3.10)
Here
V2 = 0
v := V3
K4 = -Z f3/3/3 = /3 -  ^
^ 3
(3.11)
(3.12)
(3.13)
By using the definitions of impedance matrix elements the following parameters 
of stage B are obtained.
■ F/' ■
. 3^ .
Zbu -  ^ | l 3=0 Zb i2 -  ^ll"=o
Zb 12 = 7^|l3=0 Zb22 =  ■ l^l,=o" h
(3.14)
ZBij's are in terms of 9, Z3 , Zf3 - (Their equations are too complicated to 
include here.) Then using the result of Eqn. 3.6 we can write
V^Zgii -f- 3Zgi2 + y/2ZB22 — 0 (.3.15)
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In the equation 3.15 Zb22 is the input impedance seen from port 3 when the 
port l" is open. By choosing Zb22 = lOOi), the load matching for port 3 is 
optimized for lOOfl. Then Ecjn. 3.15 is solved for Zpz in terms of Z-i and Bb - 
The calculations are carried out by using .VlapleV [-33].
w
Zf3=
here
; B1+B2Z3 )cos (^ H-j( B3 4- B^Zrilcosl 6>B )sin(<>B H-jB5 Z3sin( ^ B l+BeZ^+By
( Bs + BgZjjCOS l^^ B) +j(BlO + BiiZ3)cOS(^B)sin( 6*B ) + B12
5i =216783.36 
B5 =-2.54916  v/2
5o=2.328
For w = .5/im and s = .5/im
52=-366025 53=28168800
5e=-133225 5r=-21678336
5io=281688 I 5u=3025
54=281688
5 s=.366025
5i 2 =-366025
(3.16)
3.1.2 Stage A
After the possibility of obtaining 180° phase shift in a single stage hcis been 
introduced in the previous section, it can be surprising to add another stage. 
But a second stage is used here, in order to attain symmetry between ports 2 
and 3, hence to enhance the bandwidth. (This does not mean that it can not 
be achieved in a single stage!). The stage A is considered after stage B, because 
ZinB must be known initially in order to attempt the design of the stage A. 
ZinB be plotted by assigning values to the termination of port 3, Z3 and 
Zf3 . With the reference direction assumptions illustrated in Fig.3.2a, to have 
minimum phase-shift from port 1 to 2 the Eqn. 3.9 must be satisfied at the 
frec|uency of interest. As in the section 3.1.1, the two-port impedance matri.x 
of the stage A should be extracted (Port 1 is the input port and port 2  is the 
output port). We have the 4-port impedance relation for the CPL section A
(3.17)
’ V i ' ■ z;^ Zi3 Z i^ ■
V2 Z i^ z Ij Z i^ z;i r '2
v; 3^1 ¡^1 I3
z;i z:^ Z i^ Zh
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Here
v; = K
Vo = V2
y ' = 0
V4 =
V il y ^ h -
Zi
/ '  -  I ^^2 -  h  - Z2
(3.18)
(.3.19)
(3.20)
(.3.21)
(3.22)
(3.23)
By using the definitions of impedance matrix elements the following parameters 
of stage .A, are obtained.
' K '
. 2^ .
Z ah -  I^l2=0 .^412 = ^|li=0
7 _  F2I. 7 _  V2 l_
’ /1 '
. 2^ .
(3.24)
Zaij's are in terms of 9ai Zi, Z2 , Z^p. (Their equations are too complicated 
to include here.) Then using the result of Eqn. 3.9 we can write
V ^Z aii — 3Zai2 — 'J^Za22 — 0 (3.2-5)
In the equation 3.25 Za22 is the input impedance seen from port 2 when the 
port 1 is open. By choosing Za22 — lOOil, the load matching for port 2 is 
optimized for lOOO. It is .solved for Z\ in terms of Zpp — Zp\j¡Zi^B (treated 
as known constant), Z2 and 6 a ·
Z,=
where
—100\/2[( A1+A2 Z2)cos (^^A )+jA.3( A4 + Z2 )cos(0a )sin(^A )TA5Z2—Ai] 
(Ae +A7Z2)cos^ (0a)+J(^8+A9Z2)cos(ö\)sin(ÖA) + A10Z2 + An
(3.26)
For w = 5^m and s ~ ^fim
Ai = 86713344 A2 = 14641Z f f
A3 = 1126752 A4 = ZpF
/I5 = - 5329Z f f Ae = v/2(100A2-Ai )
At = v 2^(931200- A 2) + 26499Z ff ^8 = 243v/2( 100—Z/r/r)
A9 = - A 3v 2^+12100/ 2Zf f +2039328 Aio = (5329v/2- 26499)ZFf’
A n  = (A i-100A2)\/2
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3.2 D eterm ination of D esign Param eters
This phase of the design has two stages:
• Initial rough calculations
• The final optimization of the overall topology
Equations 3.16 and 3.26 are used to determine the desired impedance values 
according to following list of criteria:
• The minimum number of components is desired. If possible use no com­
ponent or only one (Complexity and area minimization).
• Capacitance is prefered over inductance and both over resistance (Design 
and fabrication simplicity, lossless network).
• Use minimum possible 0 (Area minimization).
3.2.1 Stage B
If Z3 is taken to be purely imaginary and positive (inductive impedance) cor­
responding Zfz requires always a negative resistance in the range of interest of 
Ob (at 1 2  GHz). (In Fig.3.4 Zpj is shown for L3 = 0.3 nH case)
If Z3 is taken as a capacitor (C3) then as seen in Fig.3.5 the real part 
attains very small values. Although it has no zeros, the region near the smallest 
magnitude (of real part) can be used. In some of the region the required Zpj is 
inductive, whereas the rest of the region a capacitive compensation is needed. 
The good news is the replacement of these regions when the C3 is increased. 
For example, if the value of C3 is increased from 0.2 pF to 0.5 pF (in Fig. 3.5) 
the useful region moves to smaller value of 0, therefore smaller length of CPL 
section becomes enough for the desired function. As a results, for this part 
capacitors will be chosen for both Z3 and Zp^.
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Figure 3.4: For Z3 « j 2 0  the change of
(a) (b)
Figure 3..5: For 6*3 = 0 .2  pF (a) and C3 = 0.5 pF (b) the change of Zp3
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Figure 3.6: For C3 = 0.2 pF C*f’3 =  0.4 pF the change of Z,nB 
3.2.2 Stage A
It was observed that for the values of impedances satisfying the equation 3.16 
the input impedance seen from the port l" is real. For C3=0.2 pF, Cf3=0.4 pF 
{Zp-i i=s-j33 from Fig.3..5(a)) and 6 b ~  0.42rad combination as shown in Fig.3.6 
we have Z,„e ss 30f2. (If the Port 3 is terminated with 5017, then Z,„e 1517.) 
Using this evidence in the design of stage A, Z,„b is taken real (in fact 3017). 
Beside phase delay from the Port 1 to Port 2, the phase difference between 
the Port 2 and unreal Port 4* has to be considered. It was observed that if 
Zp\ is an inductance then the phase difference between the aforementioned 
ports becomes zero at 12 GHz in our case. (Despite the practical difficulties of 
obtaining a compact-broadband large inductor, in the design process Zff — 
(0.5n//)//(30i]) is used.)
According to the governing design equation for stage A 3.26, inductive 
impedance (0.3 nH) at port 2, yields the plot in Fig.3.7 for Z\. There exists a 
zero of the real part Z\ below 0.4rad. At this zero Z\ is capacitive. Therefore 
¿ 2  =0.3 nH, C\ ~0.2 pF, and 6 /^  «¿0.3rad combination a possible solution.
Replacing the inductive with a capacitive impedance gives us yet another
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Figure 3.7: For Z2 ^ j '20 the change of Zi
possible solution. As in Fig. 3.8 can be seen there exists a zero for a given 
capacitive termination of port 2. For the C2 =0.2 pF case the zero is near 
0 =0.7rad and the corresponding C\ ?s0.l5 pF. The similar replacement be­
havior is observed in this case,too. (The zero crossing point of real part of Z\ 
is moving to the right.) The second possible solution to the problem can be 
C'l =0.2 pF, C\ =0.15 pF and 6 =0.7rad combination.
3.2.3 Overall O ptim ization
The possible solutions have to be combined and the assumptions made have to 
be checked. The critical issues in choosing a particular alternative are: •
• The amplitude and phase balance of the ports 2 and 3 (Bandwidth con­
sideration ).
• The matching of the ports (Rl = 50i), R2  = lOOfl, R3 = lOOii).
The configuration in Fig.3.1 is optimized by Microwave Harmonica for 
|,5’ii| < -10  dB, |5'2i |, l^ail > -3 .5  dB in the 8-18 GHz frequency range, starting
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(b)
Figure 3.8: For C2 — O. 2 pF (a) and C2 =  0.5 pF (b) the change of Zi
3 Output2
Figure 3.9: The optimized novel balun
by the initial values of Oa =0.7 rad, Og =0.4-3 rad, Ci =0.15 pF, C2 = 0 .2  pF, 
C3 = 0  .2  pF, Ljri =0.5 nH, and Cfs =0.4 pF. After 10 gradient optimization 
steps the responses shown in Fig.3.10,3.11 are achieved with following opti­
mized values: 0 = 0a = Ob ^  0.4 rad w 650 /j,m (at 1 2  GHz), Ci = 0 . 1  pF, 
C2 = C3 =0.2 pF, Lpi =1.7 nH, and Cpz =0.3 pF. The final structure is shown 
in Fig. 3.9.
The return losses from the output ports is given in Fig.3.12. It is observed 
that the ports 2 and 3 see almost the same impedances at 12 GHz is =« 200i). 
The matching of the output ports to lOOH is not satisfied in broader frequency 
range as expected.
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Figure 3.10: The amplitude balance and matching at Port 1
The phase unbalance
Figure 3.11: The phase balance of the output ports
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Figure 3.12: The return losses for the terminations Rl = 50fi R2 = 200fl, 
R3 ■-= 200il
3.3 D iscussion and Future Work
Using homogeneous, symmetric coupled parallel microstrip tines and readily 
available MMIC components a novel broadband passive balun is designed. It 
exhibits maximum phase error of 12° and maximum IdB amplitude unbalance 
over the frequency range of 8-18 GHz. If CPL sections are simulated using 
SONNET and their S parameters are used in MH, the phase error is observed 
to be less than 8°. Best to our knowledge, it is the smallest balun achieving 
such a level of performance and it is the first example of its kind.
Although in the design the intention was to attain 1:2 impedance transfor­
mation, the optimized structure gave much better results for 1:1 case.
In practical realization two weaknesses are experienced. The first one is 
the deficiency of a suitable center tap. In mixer applications center tap has an 
important utility. Usually IF signal is extracted very efficiently if there is one. 
But in most of the balun structures the same problem remain unresolved. In 
the presented case, the grounded (isolated) ports can be used for this purpose, 
although a modified design process should be applied to treat such a problem.
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The second weakness is the inductance-sensitivity of ports 3' and 2” (Fig.3.1). 
In chapter 6 a possible solution to this problem is suggested. Both of the 
weaknesses hint us the need for much efficient use of ports 3' and 2" without 
increasing the practical realizability problems.
As the theoretical characterization and rough calculation suggest it is pos­
sible to obtain ISO·^  phase shift using a single stage of CPL. One may obtain 
a more compact balun than the presented here, though in such a configura­
tion the center-tap-problem will remain unresolved. Consequently there are 
two directions for future work; to solve the problems of two-stage-CPL balun 
approach and to develop a new one-stage-CPL balun approach.
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Chapter 4
The Floating FET Mixer
The idea of “Floating FET” as a mixer was successfully realized at 900 MHz 
and 1800 MHz [34]. It brings a cost effective mixer structure needed by wire­
less applications. Here using the same idea a new mixer is presented using a 
novel balun structure. In 8 GHZ to 14 GHZ frequency range, it demonstrates 
conversion losses 8.5 dB-13 dB, and excellent LO-RF and LO-IF isolations. 
According to our knowledge with its 0.44 mm^ area it is the smallest mixer 
operating at the given frequency range.
4.1 Introduction
The need for faster communication shifts the interest to higher and higher 
frequencies. The increasing demand forces new ways of design and new struc­
tures which result in low cost, small size, high reliability and good electrical 
performance. Double balanced mixers (in Chapter 2) are the choice of those 
who need good isolations between the ports, and broadband operations. The 
major drawback for the double balanced mixers is their large size hence their 
high cost. The presented mixer structure is realized in very compact chip area. 
Since it does not require a DC biasing, it can be used as an in-line mixer. The
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Figure 4.1; A Floating FEiT Mixer.
port isolations are comparable to those of the double balanced mixers.
4.2 Principle of Operation
The FFM topology presented here stems from the idea of using transistors in 
their passive mode. (Some of the researchers call this mode as resistive mode 
[35],[36] while Mourant calls as floating FET [34].) In this mode of operation, 
no DC voltage is applied over the FET channel. A large signal (LO) is fed to 
the FET gate, resulting in a change of channel resistance between high and low 
values. As can be seen in Fig. 4.1, the drain and source terminals of a FET 
cire floated above ground through a balun [34].
But in order to do this switching (modulation) operation effectively the gate 
of the F'ET should be biased near the pinch-off voltage. This is simply realized 
by a capacitor connected in series to the gate of the FET. Such a capacitor 
charges with the LO voltage through the Schottky diode of the FET, hence 
lower the gate voltage relative to ground. Using such a “self-biasing” scheme 
results in lower LO power levels.
The other important part of a FFM is the transformer to float the FET. It 
is most difficult part of the FFM to realize. A balun topology similar to the 
one presented in Chapter 3 is used here.
One of the most promising features of the FFM structure beside its com­
pactness is the good isolation characteristics. There are two important factors 
for such an result: the gate to source isolation of a FET and the port isolation
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of the balun. The effect of first one decreases with the increasing frequency 
and the gate to source capacitance of the FET becomes the key role player 
above 15 GHZ. Fortunately, the balun cancels what leaks from the gate. As 
a result the LO-RF and LO-IF isolations are expected to be comparable with 
those of double balanced mixer structures.
4.3 D esign
Since the aim is to obtain an all-passive structure active baluns are not consid­
ered as an alternative. There are several passive broadband balun structures 
(in Chapter 2), either they require special manufacturing processes or their 
area is quite large. In Fig.4.2, the balun is illustrated. The addition of IF 
extraction node, keeping it virtually ground at the center frequency requires a 
resonance circuit. At this configuration IF actually extracted over the capac­
itor of the resonance circuit. Although the addition of the resonance circuit 
limits the bandwidth, its effect is not very crucial in the simulations.
The parameters shown in the Fig. 4.2 are optimized using the resulting 
network theory and then Microwave Harmonica (MH). The final values of the 
parameters are given below: (at f=L5 GHZ)
CR = 0Apf Cf = 0.2op/
0^ = 9B = e = .32"
WiA = W2A = WiB = W2B = w = 10 fim
SA = SB = s = lOpm (4.1)
The length of one of the CPLs is only 700 pm. In the frequency band 
of interest, the values of the capacitances, Cr and Cp drastically effects the 
matching at the RF port and the overall response of the structure. The final 
response is given in Fig.4.3.
For the design a 0..5x75 pm  four-finger MESFET is chosen. The capacitor, 
Cb in Fig. 4.4 is used self-biasing purposes. The addition o( Cb worsens the 
matching problems at the gate side. Using a shunt capacitor and a series
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The Reflection from Port 1
CPL -A «A
Port I o -
-F
-cz>
'^ lA
•'‘a
'^ 2A
»B CPL-B
Figure 4.2: The Proposed CPL Baiun and the reflection from port 1.
The Amplitude balance between the Ports 2 and 3 The Phase balance between the Ports 2 and 3
Figure 4.3: The Amplitude and Phase Balance of CPL Baiun.
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LO&RF Conversion Loss Isolations Typical
Design Ref. Top. Freq IF Typ. Max. LO-RF LO-IF LO Size
( GHZ) ( GHZ) (dB) (dB) (dB) (dB) (dBm) {mvn?)
MA-COM [34] FFM‘ 0.8-0.92 0.1 7.5 ?8 40 ? 17 0.68
M.A-COM [34] FFM 1.7-2.0 0.1 7.5 9 30 ? 17 0.5
Litton [24] DBM2 6-18 1.0 8 9 15 17 16 3.15x4.67
TI [24] DBM 6-18 0-3.0 7.4 12.3 15 19 15 1.27x2.-54
TRW [19] DBM 4-6 1.0 7.5 10.5 ? ? ? 2.25x1.75
NTT [8] IRM^ 24-26 1.0 6 8 ? ? 10 1.6X1.3
Raytheon^ [17] DBM 4-18 1-2 -9 -12 ? ? 7 3x2
•ATR^ [37] GM“» 3-10 ? 2 ? ? ? 10 0.9xl.4
Robertson^ [37] DFM^ 2-12 ? -3 ? ? ? 6 ?
Varian [38] DDBM^ 8-18 2-7 7.5 9.8 23 20 17 4.57x6.1
Bilkent FFM 8-14 0-1 8.5 13 17 25 12 0.74x0.58
Table 4.1: Mixer Comparison
inductor the matching at the LO port improved.
The final design and the layout of the FFM chip is given in Fig. 4.4, C.2(in 
App.C). The chip was submitted to July 1995 run of GEC-Marconi. The 
manufactured chip was received in December 1995. Occupying a size of only 
0.745mmX0.5885mm (0.44 mm^), it is the smallest known planar MMIC mixer 
according to our knowledge. Table 4.1 lists the typical parameters for this 
MMIC design and those of other MMIC mixers.
4.4 Simulations
Microwave Harmonica v4.5 is used in the simulations of the designed FFM. 
Special care is taken for the design of the balun. Initially, the coupled lines 
are simulated using the model included in MH, but later it is realized that the
* Floating FET Mixer 
 ^Double Balanced Mixer 
I^mage Rejection Mixer 
'‘Gate Mixer 
®Distributed FET Mixer 
®Double-Double Balanced Mixer 
^Active Mixer 
®Data is unavailable
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Figure 4.4: The Final Schematic of the FFM chip.
are simulated using the model included in MH, but later it is realized that the 
CPLs have to bended in order to use the chip area more effectively. There­
fore in order to accurately characterize the bended CPLs an electro-magnetic 
simulator (SONNET) is used.
In the simulation of the novel compensated balun the reference impedances 
for all ports are taken to be 50fi. Using SONNET, the coupled lines are simu­
lated with the process descriptions given by GMMT. In the Fig. 4.2 and Fig. 4.3 
MCPL corresponds to the multiple coupled lines in MH. The simulations of 
CPL and MCPL cases do not include the bends shown in the chip layout. 
The amplitude balance for all the simulations are in close agreement and after 
10 GHZ the amplitude unbalance between the ports increases disturbingly. But 
the phase balance (Fig. 4.3) plots are not in agreement generally. The resonant 
frequency of MCPL and SONNET matches but it is observed that MH is more 
pessimist than SONNET. 10° phase unbalance obtained from SONNET is re­
ally promising. The F’ET is simulated using modified Materka model. [39],[10]. 
The model parameters for 0.5x75 ¡im four-finger MESFET is given in Table
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MEASUREMENT
PORT
Figure 4.5: The bonding for measurements.
Figure 4.6: The measurement Test Set.
B.l (in appendix B).
4.5 M easurem ents
While drawing the layout of the chip, in order to minimize the area a single pad 
is used for the IF output/input. At the beginning for the IF frequencies up to 
3 GHZ we could not see any problem. But after we go for testing we realized 
that the coaxial probe introduce wildly changing insertion losses between OdB 
and 20dB. In order to carry out a reliable measurement, between the IF pad of 
FFM chip and the pad for 500 through calibration on another chip is bonded 
as shown in Fig. 4.5.
The measurement set-up is given in Fig. 4.6.
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SIM & MEAS IF^IOMHZ LO=12dbm SIM 4 MEAS IF^100MHZLa^12dbm
SIM 4 MEAS IF^SOOMHZ LO«12dbni SIM 4  MEAS IFsIOOOMHZ LO=12dbm
Figure 4.7; The Conversion Gain Measurements and Simulations for various 
IFs.
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LO -flF  Isolation LO=12dbm LO -IF Isolation LO=12dbm
Figure 4.8: The LO-RF and LOTF Isolations.
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Figure 4.9: The Return losses from RF and LO ports.
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4.6 D iscussion and Future Work
The mixer introduced here uses a novel planar balun. It is formed by edge- 
coupled rnicrostrip lines and MIM capacitors. It is believed that with its 
0.44 rnm^ chip size the designed riii.xer is one of the smallest MMIC mixers. It 
was designed to operate in 8 GHz to 12 GHz bandwidth with conversion loss 
better than 8dB for l2dBm LO drive power.
It is observed that the conversion loss simulation and measurement results 
for IF freciuency in lOMHz to lOOOMHz range, differ in magnitude although 
they behave in the same manner. The simulation results tend to be IdB- 
4clB better than measurement results. The source of this deviation can be 
considered under two groups.
The first one includes the measurement problems, as explained in the pre­
vious section, in order to increase the reliability of the measurements two chips 
bonded which might effect the measurements. The calibration error between 
the spectrum analyzers, the unbalanced division of the RF at the power divider, 
as well as the losses of cables at the probe station among the other sources of 
error in measurement.
The second important error-source group is the simulation errors. Most 
nonlinear device models available in commercial nonlinear simulators are 
mainly designed for active-mode operation and cannot accurately describe the 
device behavior in the linear region where the resistive mixer operates [35],[17]. 
Dortu et al. in their comparative study [40], mentioned the inadequate perfor­
mance of the models even for the large-signal amplifier simulations. (Since the 
most of the large-signal models including Modified Materka used in the pre­
sented simulations are actually proposed for amplifier simulations [39],[41],[42].) 
Additionally, the supplied parameters for Materka may not be accurate enough. 
Because of this characterization problems usually designers develop their tran­
sistor models, especially for resistive mode mixer designs. There are also prob­
lems with the balun simulation. As seen in simulations section there are quite 
a big difference in phase balance for MH and SONNET cases.
Because of the on wafer calibration problems the reflection measurement
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flata are not reliable. The measured isolation data are found to be much better 
than simulation data. The difference points the importance of the simulation 
tools and models. It can only be explained by the deviation of behavior de­
scribed by the models and the real life.
Possible improvements for this design are as follows :
• The matching at the LO port should be improved.
• A more suitable MESFET can be used instead of 4x75.
• The extraction of IF over a resonator limit both LO and IF bandwidth 
of the chip. New ways of extracting balanced IF from the mixer have to 
be developed. Without such an improvement increasing the bandwidth 
of balun will yield limited gain.
• The bandwidth of the balun can be increased. In this w'ork the balun is 
realized at the M3 metal layer. Although the loss of this layer less than 
M2 metal layer, the minimum feature size (10 ^m for M3) is the main 
reason of loose coupling. Using M2, or combination of M2 and M3 layers, 
with a new compensation technique may avail broader bandwidth. (M2 
and M3 are the first and the second level interconnect metalization in 
the fabrication process, respectively.)
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Chapter 5
The Single Balanced Mixer
A monolithic single balanced mixer is presented which exhibits low conver­
sion loss, good isolation characteristics at low LO drive power levels. This 
is achieved for LO and RF signals in the lOGHz to l8GHz frequency range 
with an IF bandwidth from DC to 4GHz. The minimum LO power needed for 
operation of the mixer is IdBm.
5.1 Introduction
The mixer design specifications are supplied by MIKES* are given in Table 5.1. 
These parameters are important to decide the mixer topology. In order to 
satisfy LO-RF isolation requirement a balanced mixer topology has to be used. 
There are three important balanced topologies that can be used to achieve 
the desired isolation criteria:Single-Balanced Mixer (SBM), Double-Balanced 
Mi.xer (DBM), and Resistive FET Mixer (RFM or FFM). The latter one has 
to be improved because of bandwidth limitations as a result of IF extraction 
problem, and narrow bandwidth of RF balun. The DBM topology is eliminated 
as well, mainly because the available power to the mixer is very limited. Hence
\^iIKES:Microwave Electronic Systems
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IF Bandwidth
RF Bandwidth
LO Bandwidth
LO Powei:
Ck^nversion Loss
LO-IF Isolation
LO-RF Isolation
RF Return Loss
LO Return Loss
Power Supply
2GHz - 4GHz
r.oGHz - 18GHz
11.5GHz - 17.5GHz
IdBrn - 7dBm
. 1.5dB (rna.x)
:WdB (rnin)
'25dB (min)
8dB (min)
6dB (min)
12V 15mA
Table 5.1: The Requirements for the Mixer Design
the only plausible topology left is the SBM topology. The SBM topology 
presented here neither includes two baluns as Chen et al. [35] used, nor is 
similar to the general SBM topology described by Pavio et al. [1]. It includes 
one balun and two resistive mode FETs, which make this topology a new 
variation to the SBM topology.
Although a self-biasing scheme is used, a passive mi.xer realized with GEC- 
Marconi's F20 technology can not work with IdBm power, even 7dBrn power 
is considerably low for operation. This problem can be solved by using a pre­
amplifier at the LO port which has a lOdB gain over the LO frequency range. A 
passive structure is chosen for the balun used at the LO port. LO-IF isolations 
can be realized by means of low pass filter.
5.2 D esign
The overall design consists of four parts as seen in Fig. 5.1. The mi.xer 
is designed for the worst case; the worst case conditions are IF=4 GHz. 
l-'OBandwidth =11 GHz-18 GHz, LOpower =ldBm, RFpomer =-5dBm. The de­
sign of each part is considered separately and given in the following sections.
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Figure 0 . 1 : The Single Balanced Mixer Topology 
5.2.1 LO Pre-am plifier
The stability is one of the most important issues in amplifier design. The am­
plifier must be unconditionally stable at all frequencies: below the band, in 
the band and above the band, moreover, it must be stable for all terminations 
that will be connected (ie not just 50fi termination). Even for a single stage 
designs, this may not be an easy problem if you are restricted to lossless match­
ing circuitry. Therefore, there may be need to add resistors to the amplifier for 
stability [1].
• Due to the stringent current requirements, the maximum parameter rat­
ings were used.
• Since only one power source is given, the transistors are self biased using a 
bypassed source resistance. In order to ensure the biasing conditions will 
be satisfied, first the bias current is let to flow trough a current limiter 
bias transistor, then it is feed to the amplifier transistor(s). In such a 
configuration, the total periphery of the transistor(s) strongly depends 
on the bias transistor.
• Using maximum value for drain current per gate width 0.2mA//im, it is 
calculated that to have =2.5mA one must have, l2.5/,iin gate width. 
In this design 2x65 MESFET is used in the bias circuitry, mainly for 
current limiting purposes.
• The next step was to decide the U/Idi, ratio to obtain optimum gain 
with the given bias current. It was seen that using a single stage it is 
very difficult to obtain a broadband operation. Although it is possible
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Change of Gm with Total Periphery and Id
Figure 5.2; The Change in with the total gate width under constant drain 
condition
to obtain a broadband operation using feedback, it decreases the gain 
considerably. Therefore a two-stage structure without any feedback was 
designed.
• At the beginning the tendency was to bias the first stage with less current, 
since the second stage needs more power, but it was soon realized that in 
order to have broadband frequency of operation, the stages have to op­
erate at different frequency ranges. (Mainly because there is no feedback 
used.) Therefore the two stages are equally greedy for bias power. That 
is why two stages in the final design have equal bias currents.
• Since Ids/hss ratio depends on the total gate width, one can choose a 
ratio under constant current condition. In Fig.5.2 the change of gm versus 
the total gate width for different drain currents is calculated. (There is 
no effect of the number of fingers.) For the current design 200/un total 
gate width MESFETs were chosen and realized by two fingers.
• Having choosing the size of FET used in the design, the ma.ximum stable 
gain and the stability factors were calculated and given in Fdg.5.3 and 
Fig.5.4 respectively.
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M aximum  Stable Gain
Figure 5.3: The Maximum Stable Gain
Stability Factor
Figure 5.4: The Stability Factor (K) before matching network
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• A crude matching network calculation is illustrated in Fig.5.5.
• For stability purposes a resistance is introduced in series with shunt in­
ductor at the input matching network (Fig.5.5). In the overall simu­
lation an unexpected sensitivity to the bias circuitry was ob.served. It 
was thought that the termination of the amplifier with the balun that 
matters, but later the investigation yielded the result that the amplifier 
prefers to have low output impedance. This was realized by a capacitance 
in parallel with the bias transistor. The final schematic of the amplifier 
is shown in Fig.5.6.
• The linear simulation results of the LO pre-amplifier are given in Fig.-o.T 
and Fig.5.S.
5.2.2 Baiun
There are two possible configurations that can be used here: l)Arnpli- 
fier-f-Passive balun, 2 )Active balun The latter one seems attractive be­
cause of its simplicity but from the explanation given in Chapter 2, there is 
no obvious active balun topology which can give the desired 7dB gain in the 
lO-18GHz frec[uency band. This leaves us with the first choice. Planar Edge- 
coupled Marchand Balun topology is prefered among the passive structures 
[16],[24],[21],[28]. But it should be pointed out again that using a new active 
balun structure with the desired performance can ease the design problems 
encountered in the first choice.
In Fig. 5.9 the final version of balun is given. The coupled transmission 
lines (CPL) are symmetric, their widths are w = lO/im and their spacing is 
.s = ofirn. The length of each CPL section is 1500/im, which corresponds to 
almost 70"^  at 14GHz. The balun is folded to minimize the area of the chip. 
The simulation of this balun carried out by Microwave Harmonica (MH) [10] 
and SONNET [43]. The amplitude balance and phase balance are given in 
Fig.5.10 and Fig.5.11 respectively. In the overall simulation of the circuit the 
results of SONNET was used.
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Input Matching 2x1001X01 MESFET Output Matching
F'igure 5.5: The and S22 (8GHz-20GHz) for 2xl00/im MESFET with crude 
Input and Output Matching Calculation at 20GHz
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Figure 5.6: The pre-amplifier 
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Figure 5.7: The S 2 1 ,
Figure 5.8: The stability of amplifier
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The Phase Balance of MH model and SONNET
Figure 5.11: The Phase Balance of the Baiun 
5.2 .3  Single B alanced M ixer
FETs will be used again in their resistive modes. The isolation problem at 
high frequencies is circumvented by using an RF balun (Chapter 4). Here a 
new approach is applied to solve the problem (Fig.5.12). If the FETs FI and 
F2 are chosen identical, then looking from node 1, the leakages of L 0\ and 
LO-z cancel each other. (In Fig.5.12 no phase difference is shown between the 
signal applied to the gate and the signal leaked to the source. This is solely to 
demonstrate the idea of cancelation of leakage signals at node 1.) In order to 
have good isolation:
• The amplitudes of LOi and LOz have to be equal whereas their phases 
have to differ exactly by 180°.
• The circuit should be symmetrical around node 1. Hence looking from 
the gates of the FETs the impedances seen are equal to each other which 
results the same leakage for FETs.
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Figure 5.12: The proposed Single-Balanced Mixer Topology (Baiun is not 
shown)
The first condition can be satisfied using a balun which is explained in 
previous section. There are two ways to satisfy the second condition: IF balun 
and symmetrical Low Pass Filter (LPF) implementation. The first choice is the 
obvious solution to this problem, but it requires very large area to implement 
a passive balun at IF frequency band. Instead in this design the second one 
is chosen. In order to maintain the symmetry one of the drains is terminated 
with exactly the same LPF and 50fi.
Finally to optimize the performance of the SBM structure, both FETs are 
self-biased using series capacitance, (Fig.5.14) since it is known that the gate to 
source voltage should be close to pinch-off voltage for low LO power operation. 
After the addition of the series capacitors, the matching between the outputs 
of the balun and self-bia.sed gates enhanced using the shunt transmission line 
and resistor combination.
5.2 .4  Low Pass Filter
The main aim in the design of the low pass filter is to minimize its area. 
At least 40dB attenuation above lOGHz and as small loss as possible up to 
4.5GHz in the passband are desired. Although it is possible to attain this 
goal in smaller area if transmission line filter techniques are used, the 40dB 
attenuation requirement is difficult to satisfy. By applying improvements over 
the basic transmission line techniques, it is still difficult to meet the desired 
performance level. Here, a fifth order LG filter is implemented using elements
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Figure 5.13: The Low Pass Filter
available in the library. In Fig.5.13 the final version of the filter is shown. If 
the available models are used in the simulation the passband loss is observed 
to be larger than e.xpected. It is desired to be as small as possible because it 
directly effects the IF’ output. The passband loss linearly increasing from OdB 
to 2dB at 4GHz band edge.
5.3 Sim ulations and M easurem ents
The simulations were carried out using the nonlinear simulator MH. The struc­
ture simulated for the worst case mentioned in design section. The “Modified 
Materka” active models (App.B) were used for the passive FETs in the PFN 
block (F’ig.S.l). Unfortunately, the simulation of the pre-amplifier was done 
using small signal models of the transistors. (Because we do not have their 
large signal models.) Hence there is an important assumption about the valid­
ity of the linear simulation for this case. The IdBm input signal level case can 
be treated as small signal, but the 7dBm input signal level is close to the IdB 
compression points of the transistors. Since IdBm LO level is taken as worst 
case, the results will not be very different from the large signal simulation case. 
For the 7dBm case, the gain of the pre-amplifier is expected to be smaller then 
7dB, but as far as the amplitude of the main harmonic is above lOdBm, the 
response of the mixer will not be affected. The matching network is derived 
using the linear models of the FETs. (The derivation is partly explained in the
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Fig. 5.5.) The matching network used in the RF port is obtained by nonlinear 
simulations, because the FETs seen from the RF port should be modeled non- 
liuearly. The overall structure consisting of both linear and nonlinear models 
is optimized before going to the layout-drawing step, then because of physical 
constraints the circuit is modified and reoptimized. This iterative process con­
tinues until both the physical constraints are satisfied and the desired responses 
are obtained.
In Fig. 5.6, 5.14, C.3 (in App.C) the final circuit and layout of the chip are 
given. The dimensions of the chip are 1.795mmxl.l66rnrn.
The measurement results deviate from the expected results. In some cases 
the deviations are in better direction and in the rest of them the results turn 
out to be worser. (In Figures from 5.15 to 5.20.)
The conversion gain, as the most important criteria in a mixer design is 
observed to be much less then the simulation indicates. There can be several 
possible explanations for this result. The clear difference between the curves of 
input LO power values of IdBm and 5dBm (shown in Fig. 5.15, 5.16) indicates 
an important difference between measurement and simulation when the input 
LO power increased. (In simulation the 5dBm conversion gain curves are much 
closer to IdBm curves.) This difference can be seen as an evidence of violation 
of the small signal assumption in the pre-amplifier simulation.
While measuring the isolations, if the power of the amplifier is turned off 
the leaked LO power would decreased approximately lOdB in magnitude (at 
IF port). It can be seen as an indication of amplification which means that the 
pre-amplifier works as expected. Hence the cause of less conversion gain should 
be searched in other parts of the design. Actually the results obtained in the 
LO-IF isolation measurement is surprising, because the attenuation of the IF 
filter should be larger than .30dB above 11 GHz. Therefore the leaked power 
should be well below of -30dBm. As can be seen in Fig. 5.18, the measured 
values are at least lOdB worser, or the simulator overestimated the performance 
of the IF filter greatly. (It should be stressed that the IF filter has an crucial 
value on IF output.)
60
PL,
snoON
e
5*
Figure 5.14: The Single-Balanced Mixer 
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Beside the modeling problems of the passive mixing FETs, the most impor­
tant cause of the poor performance is seen as the applied '‘self-biasing scheme”. 
In the future implementations an additional power source which pulls the gates 
of the passive FETs near to pinch-off, both eliminates the need for extra LO 
power and design problems is strongly advised.
5.4 D iscussion and Future Work
new Single-Balanced Mixer is designed which occupies an area of 
1.79omrnx 1.166mm. It is considerably smaller than the reported chips in its 
operation category. It includes only one balun which makes it small and cheap 
for commercial applications.
The measurements turn out to be unexpectedly poor. Especially, the con­
version gain values exhibit narrow IF bandwidth and less gain. The response 
is not flat over the design band of 11-18 GHz either. These show that the 
mixing process does not take place efficiently. The inaccurate modeling of pas­
sive mixing FETs and the unsuccessful self-biasing scheme are seen the most 
important causes of the resulting poor performance. The LO-RF’ isolation is 
measured to be better than 25dB, whereas the LO-IF’ isolation is observed to 
be better than 20dB. The RF return loss is expected to be larger than 7dB, 
but measured larger than 4dB. On the other hand, the LO return loss turn 
out to be better than expected. Because of the circuit design, the difference of 
return loss at RF port, points again the modeling inaccuracy. The bias current 
changes from 19.3 mA to 22.3 mA among the measured samples. Usually with 
the increasing input LO power the bias current increases slightly, but remains 
always less then 25 mA design value.
The design was submitted to the February 1996 run of GEC-Marconi F‘20 
under EUROPRACTICE project, but due to limited number of design sub­
missions this run is postponed to the first of April 1996. The fabricated chips 
were received in August 1996.
Finally, the design presented here is not only way of achieving the goals.
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Simulation Results for Conversion Gain
M easurem ent Results for Conversion Gain for IF =L O -R F =1G H z
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Figure 5.15: The Simulation and Measurement Results for Conversion Gain
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Measurement Results for Conversion Gain for IF=LO-RF=3GHz
Figure 5.16: The Conversion Gain Measurement Results at IF=.3GHz
L O -R F  Isolation
Figure 5.17: The LO-RF Isolation
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L O -IF  Isolation
Figure 5.18: The LO-IF Isolation
■Rie RF Return Loss
Figure 5.19: The Return Loss from RF port
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The LO Return Loss
Figure 5.20: The Return Loss from LO port
keeping the SBM topology, one may choose to use an “active balun” instead 
of “pre-amplifier -f passive balun” combination. If such an structure is found 
with low power consumption, then the total area of the chip may be reduced 
further. Another improvement to this design will be the addition of an IF 
amplifier which may eliminate the need for LPF and increase the conversion 
gain considerably. The implementation of such an IF amplifier is much easier 
compared to the broadband, relatively large signal pre-amplifier. It is also 
possible to use the “active balun -f IF amplifier” combination effectively to 
obtain wider LO frequency range. There is still another possibility that may 
yield far better performance and in smaller area. In Chapter 4 a FFM with a 
novel balun topology was successfully designed. It can be improved to satisfy 
the requirements given in Table 5.1.
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Chapter 6
The Improved Floating FET  
M ixer
A new MMIC mixer is presented which exhibits low conversion loss at low LO 
drive power levels and low DC power consumption. This is achieved for LO and 
RF signals in the 8 GHz to 18 GHz frequency range with an IF bandwidth from 
2 GHz to 4 GHz. This new design outperforms the previous single balanced 
mixer (in Chapter 5) in all fields of comparison except the isolation and IF 
bandwidth criteria.
6.1 Introduction
The desired parameters for the design presented in the Table 5.1 besides the 
possible ways of enhancing the performance of the design. The use of an active 
balun structures were investigated. Unfortunately, their performance were not 
good enough to replace our pre-amplifier-balun structure. (Their gain are less 
than expected and the DC power consumption intolerably high.)
In this chapter an improved version of (The Floating FET mixer) FFM
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topology with pre-amplifier is used. Although all the problems with the topol­
ogy has not been solved significant improvements have been obtained in LO-RF 
frequency bandwidths.
The main operating principle of FFM topology has already presented in 
Chapter 4. By this topology LO power is used much efficiently, hence decreas­
ing the strain on the LO pre-amplifier. Although self-biasing schemes were 
employed in mixer sections of the previous designs, here no self-biasing is used.
In this design, the main concern is neither to achieve the isolation goals nor 
to satisfy the power consumption requirements; instead, the design goal was 
to attain the minimum conversion loss in the broadest frequency band using 
minimum DC power. This design will show us the attainable limits of a mixer 
centered on the idea of using resistive mode FEiT(s).
6.2 D esign
The overall design consists of two parts as seen in Fig. 6.1. The removal of the 
balun after the amplifier section has loosened the gain requirement appro.x- 
irnately 3dB. Following this freedom, the bandwidth is increased to at least 
3 GHz.
In the mixer part, the bandwidth of the compensated balun is increased in 
order to utilize the bandwidth gained in the amplifier section. The MESFET 
used in this part has 300 pLm total gate periphery.
6.2.1 LO Pre-am plifier
The pre-amplifier is very similar to one given in the SBM design. The improve­
ments can be listed as :
• The bandwidth is increased from 7 GHz to 10 GHz.
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Figure 6.1: The Overall Mixer Topology
• 2x100 FETs are biased at 0.2 l,¿ss, which means ma.ximumSmA current 
for each stage. Total of 16m.A current at 12V, is important improvement 
over the first design which require 25mA of bias current.
The bias circuitry is changed slightly. Since one can not use a buffer tran­
sistor at the bias circuitry for such an small current values, resistors are used 
for this purpose. The stages are self-biased as before. The final circuit of the 
pre-amplifier is given in Fig.6.5.
6.2.2 Baiun
In this design the balun is used on the RF side instead of LO side. Beside this 
role change, the type of the balun is changed too. Here an improved version 
of compensated balun is used. The amplitude and phase balances of the balun 
are extended over 10 GHz. In Fig. 6.2 the final version of balun is given. The 
coupled transmission lines (CPL) are symmetric, their widths are w=5 ^m and 
their spacing is s=5 (xva and their length is 400 ¡xm.
Its small area makes such an structure very attractive, but it has a major 
disadvantage: Center Tab Problem. To extract IF signal, in this case, poses 
an important problem which result in disturbance of the balance. The electro­
magnetic simulation of folded symmetric coupled lines (by EM from SONNET 
[43]) is used in linear simulation of Microwave Harmonica (MH) [10]. The 
results without IF extraction are shown in Fig.6.3 and Fig.6.4.
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Figure 6.2: The Compensated Baiun
In the design the IF signal is extracted over the shunt capacitance (at 
the point of CT in Fig 6.2). No efficient way of decreasing of the unbalance 
introduced by this capacitance and port could be found. Therefore both RF 
and LO signals can leak to the IF port. But such a frequency-separated leakage 
from the IF port can always be prevented using a low pass filter at the expense 
of 1.5dB conversion loss.
6.3 Sim ulations and M easurem ents
In the simulations, both linear and nonlinear techniques are used. The pre­
amplifier (in Fig. 6.5) is simulated using the small signal models of the transis­
tors, although for more reliable results a large signal simulation is required. We 
may attempt the similar kind of justification as given in the previous designs.
The folded CPLs are simulated using EM, then the data file is inserted in 
nonlinear simulation file of MH. A 4x75 FET with its Modified Materka active 
model is used in the FFM block. (Fig. 6.6)
Despite the additional -IV power supply, 12V and 15mA power require­
ments are satisfied. The bias current is in the range of 14-15.5mA in the 
measured samples. The amplifier is not sensitive to the applied DC voltage, at
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Simulation Results for the Baiun
Figure 6.3: The Reflection and Transfer Characteristics of the Baiun
The Phase Balance of the Baiun
Figure 6.4: The Phase Balance of the Baiun
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lOV its performances do not change. Since the additional source is connected 
to the gate of the FET, it does not supply any current and the only power 
consumption takes place in the amplifier.
The measurement results are as expected. In the previous FFM case (chap­
ter 4), there have been similar discrepancies between measurement and simu­
lation. The conversion gain (Fig. 6.7, 6.8), turns out to be approximately oclB 
less then the corresponding simulation results. The difference increases while 
the LO frequency is increasing, because at the high end the performance of 
MESFETs decreases considerably. The dependence of conversion gain to the 
input LO power is as expected small (ie 4dBm increase in input LO power, 
does not raise the conversion gain curve more than 2dB.).
The isolations in Figures 6.11, 6.12 are measured to be better than the 
simulations. The reflections in Figures 6.9, 6.10 also turn out to be better in 
the measurement. As a results this improved FFM chip demonstrates better 
responses in a smaller area for less DC power consumption.
The layout was drawn using Cadence 4..3 (Fig. C.4). A grounding problem 
raised while drawing the layout of the chip. The length of the transmission 
line between ground and the CPL pair which is connected to the source of the 
mixing FET posed significant disturbance to the overall response of the circuit. 
(Fig. 6.6) That is why this point is close to the ground. In this configuration 
it can not be done shorter than given here. (Fig. C.4 in App.C)
6.4 D iscussion and Future Work
A new MMIC Mixer is designed which occupies the area of 1.57mmx0.99rnm. 
In fact, the mixer occupies an area of 1.31mmx0.99mm, but since the mini­
mum cost of a chip corresponds to the area of l.Smm^, some balun test parts 
were added to the layout which made the total area a little larger than that 
minimum area. (At the left side of Fig. C.4) The added parts, though do not 
make up a balun, one can study the effects of CPLs and compare it with the
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Figure 6.6: The Overall Circuit of the Mixer
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Simulation Results for Conversion Gain
Figure 6.7: The Simulation Results for Conversion Gain
Measurement Results for Conversion Gain
Figure 6.8: The Measurement Results for Conversion Gain
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RF Return Loss
Figure 6.9: The Return Loss from RF port 
LO Return Loss
Figure 6.10: The Return Loss from LO port
76
LO-IF Isolation
Figure 6.11: The LOTF Isolation
LO-RF Isolation
Figure 6.12: The LO-RF Isolation
77
Simulation Measurement
Conversion Gain >-lldB >-17dB( aiGHz) >-20dB((Oi3GHz)
LO-IF Isolation >0dB >l2dB
LO-RF Isolation >0dB >18dB
RF Return Loss >8dB >9dB
LO Return Loss >6dB >9dB
Power Supply Ql2V < 16mA 14rn A-1 .5 .0 mA
Table 6.1: The Specifications of the Improved FFM Chip
simulations, hence it can be seen as a preliminary work for future balun imple­
mentations.The design was submitted to the postponed February 1996 run of 
CiMMT under EUROPRACTICE project. The fabricated chips were received 
in August 1996.
For LO=ldBm, RF=-odBm, IF=3 GHz, (T2V and -IV) power supplies and 
l6mA maximum bias current, in 8 GHz-18 GHz frequency range the following 
specifications given in Table 6.1 are obtained.
There is still room for improvements in this design. They can be classified 
under two headings: Isolation improvements and by-passing the additional 
voltage supply.
• .A new extraction method for IF signal can be applied so that the balance 
of the balun is not much effected.
• A new balun structure with a more stable center tap can yield better 
isolation structures, but the area of such an alternative balun will be the 
additional cost.
• One may get around the additional -IV DC supply problem, by using 
IV as a ground, then the bias circuitry of the pre-amplifier should be 
rearranged for the remaining IIV. (The response does not change if the 
bias voltage decreased from 12V to lOV.)
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C h ap ter  7
C O N C L U S IO N
There are many different specifications for a mixer design, some of them may 
carry more importance than the others under certain conditions. Therefore 
some of the designs can be treated as application specific. While going from 
the low frequencies to higher ones the use of nonlinear elements and technology 
is changing e.xtremely, hence the difficulty and the cost. Here our main goal is to 
obtain a cost-effective and reliable mixers operating in the frequency range from 
10 GHz to 20 GHz. With the introduction of new balun and mixer topologies, 
important alternative designs were added to the already-well-developed mixer- 
treasury.
Four MMIC mixers were designed in this work. Except the first one, all 
of the mixers employ FETs in resistive mode. By developing a novel balun 
topology, the area of the mixers reduced considerably, without introducing any 
performance degradation. In the FFM design and its improved version a single 
FET is used whereas in the SBM design two resistive mode FETs are employed 
in a modified single balanced configuration. In the unsuccessful first design, 
double balanced mixer configuration is used with a diode quad.
The difficulty of mixer design mainly stems from the use of nonlinear analy­
sis techniques. Both the nonlinear characterization of devices and the nonlinear 
optimization of the overall circuit should be improved in order to obtain much
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successful designs. Especially, currently available nonlinear FET models can 
not simulate correctly the resistive mode FETs. New models should be de­
veloped which give much realistic intermodulation simulation results without 
increasing the computational cost. If an electromagnetic simulator (and/or 
optimizer) is integrated into a harmonic balance optimizer, the burden of de­
signing mi.xer with a passive balım structure will be reduced considerably.
From the viewpoint of switching (modulation) theory of mixer operation, 
the more effective the switching, better the mixing. The power needed in the 
switching can be minimized by using a suitable biasing and by optimizing the 
device architecture. I believe that the fundamental performance increase in 
mixers could be achieved if better switching devices are designed and fabri­
cated.
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A P P E N D IX  A
T h e D ou b le-B a lan ced  M ixer
III most receiver applications the IF is usually much lower and sufficiently 
separated from the RF and LO, and so isolation can be obtained simply by 
using a low pass filter at the output. For the applications where the IF and 
RF bands are very close and possibly overlap, it is not possible to filter out 
the unwanted band. Balanced mixers are usually used to provide the necessary 
isolation.
A double-balanced mixer was designed using the GMMT^ rules. A similar 
combination is proposed by Brinlee et al. [24]. For lldBm  of LO power, 
in the 8-12 GHz frequency band the conversion loss is better than 7dB. The 
mixer designed here uses a planar balun developed along the lines of Marchand 
[24]. It is formed by edge-coupled microstrip lines and MIM capacitors. This 
simultaneously adjusts the impedance matching between the diode ring and 
50-ohm input, increases the coupling between the lines, and compensates the 
phase velocities between the even and odd modes. The diodes were formed 
by a 4x50 MESFET with its source and drain connected together and an IF 
signal diplexed off from the RF side. The area of the chip is 1.8x0.92 mm^. It 
is possible to reduce the area by folding the branches of the balun. The layout 
is given in Fig.C.l (in App.C). The schematic of the design and the balun are 
illustrated in Fig.A.l and A.2.
‘GEC-Marconi Materials Technology
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Figure A.l: The schematic of the double balanced mixer
OUT] o i  OUT,
Figure A.2: The Marchand balun used in the DBM design
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Unfortunately the measurements did not turn out as expected. The conver­
sion loss is measured to be at least lOdB larger than the expected value. .After 
seeing this inconsistency the balun structure is re-sirnulated using the electro­
magnetic simulator by SONNET [43]. The applied compensation method in 
the balun is found to be not working. The phase compensation is applied in 
order to decrease the phase unbalance between even and odd modes, hence 
increase the operation bandwidth of the balun. But, here the wrong compen­
sation results in destruction of the balun operation. Consequently, the mixing 
is observed to be very poor.
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A P P E N D IX  В
Nonlinear M ESFET M odels
riie following intrinsic models are supported by Microwave Harmonica [10]:
• Modified Materka-Kacprzak Model
• Curtice Quadratic Model
• Curtice Cubic Model
• Raytheon (Statz) Model
• Triquint (TOM) Model
The topology prefered in the design is the first one, tough many times inad­
equate for our purposes. Extrinsic model for all intrinsic models is shown in 
Fig.B.l.
B .0.1 M aterka-Kacprzak Intrinsic M odel
The topology is given in Fig.B.2. Some of the Materka parameters are listed 
here. But the device equations are not reproduced, they are available in [10].
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Figure B.l: Extrinsic Model
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Figure B.2: Materka Intrinsic Model
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Evev Description
E pO
Gama (7 )
E
E e
h o
E r
A'l
E f
Ss
S l
C\Q
Gfo
Eio
Ejo
AFAG
C\s
T { t )
A F A B
Drain saturation current for = 0 
Pinch-ofF voltage for V j.,
Voltage solpe parameter of pich-ofF voltage 
Constant partof power law parameter 
Dependence of power law on 
Drain dependence on in the linear region 
Slope factor of intrinsic channel resistance 
Slope parameter of gate-source capacitance 
Slope parameter of gate-darin capacitance 
Slope of the drain characteristics
Slope of the Vg^  = 0 drain characteristics in the linear region
Gate-source schottky barrier capacitance for = 0
Gate-darin feedback capacitance for Vg,i = 0
Intrinsic channel resistance for = 0
Saturation current of gate-source Scliottky barrier
Slope factor of gate conduction current
Constant parasitic component of gate-source capacitance
Channel transit time
Slope factor of breakdown current
Breakdown voltage
GEC-Marconi asserts that in all cases the models give excellent fits to the 
DC I/V curves, but, because of the inherent limitations of the commercial 
simulators the gate and drain capacitances are only correct above the knee of 
the I/V characteristics. The parameters for 4 x 7 5 i^m GEC-F‘20 MESFETs 
is supplied in TableB.l. Simulations for different device geometries can be 
achieved by changing the parasitic elements in accordance with the table given 
for the scaleable FET model [44].
8 6
Extrinsic Parameters
Ro ■-= i.-in Rs = 2An Rd = i.2bn
Lg = 0.02nH Ld = 0.007n// Ld — 0.01-5n//
Cos = 0.058pF RDSD = 425
Modified Materka Parameters
Idss — 50.75m/4 Vpo = -1.62 7 = -0.106
E= 1.825 Cw = OMpF r = 2.8p5'
Cfo = 0.03pF Ke = -0.17.3 S i — 124 m 6'
K g =  -0.09 Ss = 9.22m5 Rio = 2.67
K r = 0.527 Igo = 1.42xl0-‘“.4
Table B.l: The Modified Materka Model of 4 x lb MESFET
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A P P E N D IX  C
Layouts
88
Figure C.l: The layout of the double-balanced mixer chip.
89
Figure C.2: The layout of the FFM chip.
90
Figure C.3: The layout of the SBM chip
91
Figure C.4: The layout of the NFFM chip
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A P P E N D IX  D
Coupled Parallel M icrostrip 
Lines
One of the readily available means of coupling in current MMIC technology is 
edge-coupling of parallel microstrip lines. Because of their evident importance 
its theory should be given -though briefly- for the sake of completeness.
The odd- and even-mode transmission parameters appearing in the theory 
be expressed in terms of even- and odd-mode phase constants:
r. = e
To =
(7.1)
(7.2)
where 1 is the length of the coupling region between the two transmission lines. 
Evaluating the scattering parameters using these relationships indicates that
= 0 (7.3)
¿21 = 0 (7.4)
1 Tg To · ■ \ _ 1 7 ) .31- 2 )e 2 ^ (7.0)
5'4i = = cos( ) e - d ^ ) (7.6)
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The scattering matrix is given as
s =
¿ ' l l ¿ 1 2 ¿ 1 3 ¿ 4 1
¿ 2 1 ¿ 4 1 ¿ 3 1
¿ 3 1 ¿ 4 1 ¿ 1 1 ¿ 1 4
¿ 4 1 ¿ 4 2 ¿ 3 1 ¿ 1 1
(7.7)
Making use of the bilinear transformation between the scattering and the 
impeclance matrices.
Z = {I + S ) ( I - S ) - ^  (7.8)
Evaluating the open-circuit parameters indicates that the impedance matrix is 
defined by
Zii Zi2 Z | i
Z21 Z\\ Z\\ Z 31
^31 Z\\ Z\i Zi4
Z41 Z42  2^ 31 Zii
Z = (7.9)
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where for
Ζς Zo 
2
(7.10)
7 —7
(7.П)
Zn  = — j-'fcot(i9) (7.12)
Z\2 = —jBcoi{9) (7.13)
Zi3 = —J/lcosec(0) (7.1-1)
Z\\ — —j  Всозес(Ѳ) (7.15)
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